Added: Another experimental branch with simple instruction set. CPU and machine are implemented using only single interger size. This significantly simplifies design of CPU, assembler and other related components. But it complicates byte access to memory.